In this paper, we extend our generalized methodology for designing lower-error area-efficient fixed-width two's-complement multipliers that receive two s -bit numbers and produce an s -bit product. The generalized methodology involving four steps results in several better error-compensation biases. These better error-compensation biases can be easily mapped to lower-error fixed-width multipliers suitable for VLSI realization.
cand. Area saving of a fixed-width multiplier can be achieved either by directly truncating s least significant product-bits and preserving s most significant product-bits or by other efficient methods. By the former method, significant truncation errors composed of reduction and rounding errors would be introduced since no error compensation is considered. Thus, the latter schemes investigate issues on low truncation error and small area. Lim [2] first utilized statistical techniques to estimate the error-compensation bias. However, in his analysis the reduction and rounding errors are separately treated such that this scheme does not lead to an accurate enough error-compensation bias. Schulte et al. [3 J improved the error-compensation bias to be more accurate and practical since the reduction and rounding errors are concurrently treated. The above two schemes are based on keeping s + w columns of the subproduct array, where w is a nonnegative integer between 0 and s-1 .
While w equals zero, these two schemes are equivalent to the work of Kidambi et al [4] . Nevertheless, the three analyses and structures cannot provide an adaptive error-compensation bias. Later, King and Swartzlander [5, 61 analyzed an adaptive error-compensation bias (also referred to as variable correction) under keeping s + w columns and proposed an s -bit fixed-width multiplier. Corresponding to J-K-Cs' index, Jou et al.
[7], independently, provided another adaptive error-compensation bias (also referred to as carry-generating circuit) to improve truncation error at w = 0 . In [8], how to choose the index and whether other binary thresholding and structures exist have been partially explored and pointed out at w = 0. This work is intended to extend our generalized methodology to design several lower-error area-efficient fixed-width multipliers. This generalized methodology includes the following steps in order: 1) Propose an error-compensation bias with a new binary thresholding for a fixed value of w; 2 ) simulate the value of K and error performance of the proposed error-compensation bias using our generalized index, and then select the best index having lower error and satisfying the same value of K for small width s ; 3) construct a lower-error multiplier structure; and 4) verify the realizable error compensation bias by statistical techniques for large width s . While w 2 1 ,
Introduction
the new multiplier also operates lower error than those in [5, 61 at the expense of slightly increased area-ratio with respect to each value of w . Thus, the proposed lower-error multipliers are area-efficient. This paper is organized as follows. In Section 2, we propose several better error-compensation biases and simulate the results for small width s . The improved error-compensation bias can be mapped to a new structure with respect to each value of w . The performance discussions of the proposed fixed-width multipliers are described in Section 3. Finally, brief statements conclude the presentation. 
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Using Eqs. (7) and (8), we can rewrite Eq. (6) as b , , , = +" +Erain .
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To explore the influence of the index in the proposed binary thresholding, we define a generalized index, 8jndex,w, as Note that Q has a range varying from 0 to 2"-" -1 . For evaluating the resulting performance, let E , E and u be the absolute error between products of the standard multiplier and truncated multiplier, the average error, and the variance of error, respectively. In the following, we divide the content into two subsections. On the other hand, for Type 2 binary thresholding, the error simulation in terms of average errors and variance of errors are larger than what we find error resulted from the best index in Type 1 thresholding, so we ignore the discussion in Type 2 binary thresholding. So far, the second step is achieved. Hence, a new lower error fixed-width multiplier under w = 1 can be described and simplified as: Fig. 5(b) . In the fourth step, verifying the realizable error-compensation bias by statistical techniques for larger width can be easily modified from the derivation results in [8] ; thus, we ignore the presentation here. At other values of w , we can follow the same procedures to evaluate K , error performance and form the structure for small width s . From simulation results, in Type 1 binary thresholding is still the best index for w 2 1 .
Performance Discussion
In this section, the performance is evaluated in terms of performance is achieved due to the fact that we derive better error-compensation biases to reduce truncation error. The area-ratio in Table 4 shows that the proposed multiplier has nearly the same area-ratio as that of [4-71 at each value of w so that the lower-error fixed-width multiplier is area-efficient. Next, we apply the proposed fixed-width multiplier to the 35-tap FIR filter for speech processing. For convenience of comparison of various fixed-width multipliers, we take 1000 samples for the consonant part and vowel part of "Chicken". We are concemed with whether the filtered waveform is accurate via our proposed fixed-width multiplier, so the correct standard output is required. We use error-free output as a standard, which is used to compare the accuracy performances of fixed-width multipliers. From comparison results obtained with four fixed-width multipliers as shown in Fig. 6 for speech processing application, we observed that the Type 1 multiplier with BQ+,,, shows better error performance in the consonant and vowel parts.
4. Conclusion This paper develops a generalized methodology for designing lower-error area-efficient fixed-width multipliers. By properly choosing the binary thresholding and generalized indices, we devise several better error-compensation biases to reduce the maximum error, average error and variance of error. From area-ratio comparison, these new lower-error fixed-width multipliers are shown to be area-efficient for VLSI implementation. Finally, we successfully apply the proposed fixed-width multipliers to speech processing application and obtain satisfactory results. 
